A Modified Partial Product Generator for Redundant Binary Multipliers - 2016


Because of its high modularity and carry-free addition, a redundant binary (RB) representation can be used when coming up with high performance multipliers. The conventional RB multiplier needs a further RB partial product (RBPP) row, as a result of a mistake-correcting word (ECW) is generated by both the radix-4 Changed Booth encoding (MBE) and also the RB encoding. This incurs in an additional RBPP accumulation stage for the MBE multiplier. In this paper, a new RB changed partial product generator (RBMPPG) is proposed; it removes the extra ECW and hence, it saves one RBPP accumulation stage. Thus, the proposed RBMPPG generates fewer partial product rows than a typical RB MBE multiplier. Simulation results show that the proposed RBMPPG based mostly styles significantly improve the world and power consumption when the word length of every operand in the multiplier is a minimum of 32 bits; these reductions over previous NB multiplier designs incur during a modest delay increase (approximately 5 percent). The facility-delay product can be reduced by up to fifty nine % using the proposed RB multipliers when put next with existing RB multipliers.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop - 2018ABSTRACT:Positron emission tomography (PET) could be a nuclear functional imaging technique
PROJECT TITLE :MAES: Modified Advanced Encryption Standard for Resource Constraint Environments - 2018ABSTRACT:Net of things (IoT), internetworking of sensible devices, embedded with sensors, software, electronics and network
PROJECT TITLE :Design of Efficient Multiplier less Modified Cosine-Based Comb Decimation Filters: Analysis and Implementation - 2017ABSTRACT:This paper presents a computationally efficient design of changed cosine-based decimation
PROJECT TITLE :A Modified T-Structured Three-level Inverter Configuration Optimized with Respect to PWM Strategy Used for Common Mode Voltage Elimination - 2017ABSTRACT:This paper presents an optimized topology for a three - f
PROJECT TITLE :A Modified Series-Capacitor High Conversion Ratio DCÐDC Converter Eliminating Start-Up Voltage Stress Problem - 2017ABSTRACT:During this letter, a changed series-capacitor (SC) high conversion ratio (HCR) dc-dc

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry