PROJECT TITLE :

High-performance engineered gate transistor-based compact digital circuits - 2017

ABSTRACT:

A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed. The novelty is the use of gate designed single devices within the pull-up (PU) and pull-down (PD) ways of a static CMOS gate instead of multiple transistors as utilized in standard CMOS implementations of circuits. Herein, 2 input NAND, NOR, and exclusive-OR (XOR) gates using the proposed gate engineering concept are designed and simulated. Engineered gate N-sort MOS and P-kind MOS are used for PD and pull-up circuits, respectively. Since solely 2 devices are used for an entire circuit: one in PU network and other in PD network; so, space and power of the proposed circuits get reduced considerably in comparison with the conventional static CMOS circuits. Mixed mode simulations have shown that the proposed technique realises NAND, NOR and XOR operations perfectly and it will be extended to understand different combinational and sequential circuits simply.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE : A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications - 2016 ABSTRACT: Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant
PROJECT TITLE : High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols - 2016 ABSTRACT: In a fashionable system-on-chip design, tons of cores and intellectual properties can be integrated into a single
PROJECT TITLE : High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m) - 2016 ABSTRACT: A high performance design of elliptic curve scalar multiplication based mostly on the Montgomery ladder
PROJECT TITLE : NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices - 2016 ABSTRACT: In recent years, the demand for NAND flash-based storage devices has rapidly increased as a result of of the popularization

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry