High Performance Ternary Adder using CNTFET - 2017


Ternary logic may be a promising alternative to the conventional binary logic in VLSI style because it provides the benefits of reduced interconnects, higher operating speeds, and smaller chip area. This paper presents a pair of circuits for implementing a ternary half adder using carbon nanotube field-impact transistors. The proposed designs mix both futuristic ternary and conventional binary logic design approach. One in all the proposed circuits for ternary to binary decoder simplifies additional circuit implementation and provides glorious delay and power blessings in knowledge path circuit like adder. These circuits are extensively simulated using HSPICE to obtain power, delay, and power delay product. The circuit performances are compared with different styles reported in recent literature. One in every of the proposed ternary adders has been demonstrated power, power delay product improvement up to sixty threep.c and 66% respectively, with lesser transistor count. Thus, the utilization of those [*fr1] adders in complex arithmetic circuits will be advantageous.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :High Voltage Gain Interleaved Boost Converter with Neural Network Based MPPT Controller for Fuel Cell Based Electric Vehicle ApplicationsABSTRACT:Due to the additional vigorous regulations on carbon gas emissions
PROJECT TITLE :Pixel Binning for High Dynamic Range Color Image Sensor Using Square Sampling Lattice - 2018ABSTRACT:We propose a brand new pixel binning theme for color image sensors. We minimized distortion caused by binning
PROJECT TITLE :High Resolution Beacon-Based Proximity Detection for Dense Deployment - 2018ABSTRACT:The emergence of Bluetooth low energy (BLE) beacons has promoted the development of proximity-primarily based service (PBS), which
PROJECT TITLE :Low Cost and High Accuracy Data Gathering in WSNs with Matrix Completion - 2018ABSTRACT:Matrix completion has emerged very recently and provides a brand new venue for low value knowledge gathering in Wireless Sensor
PROJECT TITLE :High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop - 2018ABSTRACT:Positron emission tomography (PET) could be a nuclear functional imaging technique

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry