ABSTRACT:

We present the twin-precision technique for integer multipliers. The twin-precision technique can reduce the power dissipation by adapting a multiplier to the bitwidth of the operands being computed. The technique also enables an increased computational throughput, by allowing several narrow-width operations to be computed in parallel. We describe how to apply the twin-precision technique also to signed multiplier schemes, such as Baugh-Wooley and modified-Booth multipliers. It is shown that the twin-precision delay penalty is small (5%-10%) and that a significant reduction in power dissipation (40%-70%) can be achieved, when operating on narrow-width operands. In an application case study, we show that by extending the multiplier of a general-purpose processor with the twin-precision scheme, the execution time of a Fast Fourier Transform is reduced with 15% at a 14% reduction in datapath energy dissipation. All our evaluations are based on layout-extracted data from multipliers implemented in 130-nm and 65-nm commercial process technologies.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Area-time Efficient Architecture of FFT-based Montgomery Multiplication - 2017ABSTRACT:The modular multiplication operation is the most time-consuming operation for number-theoretic cryptographic algorithms involving
PROJECT TITLE :Reconfigurable Constant Multiplication for FPGAs - 2017ABSTRACT:This paper introduces a replacement heuristic to get pipelined run-time reconfigurable constant multipliers for field-programmable gate arrays (FPGAs).
PROJECT TITLE :Optimization of Constant Matrix Multiplication with Low Power and High Throughput - 2017ABSTRACT:Constant matrix multiplication (CMM), i.e., the multiplication of a relentless matrix with a vector, may be a common
PROJECT TITLE :Comparative study of 16-order FIR filter design using different multiplication techniques - 2017ABSTRACT:This study represents planning and implementation of an occasional power and high speed sixteen order FIR

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry