Reconfigurable Constant Multiplication for FPGAs - 2017


This paper introduces a replacement heuristic to get pipelined run-time reconfigurable constant multipliers for field-programmable gate arrays (FPGAs). It produces results close to the optimum. It is primarily based on an optimal algorithm that fuses already optimized pipelined constant multipliers generated by an existing heuristic referred to as reduced pipelined adder graph (RPAG). Switching between different single or multiple constant outputs is realized by the insertion of multiplexers. The heuristic searches for a resolution that ends up in minimal multiplexer overhead. Using the proposed heuristic reduces the run-time of the fusion method, that raises the usability and application domain of the proposed methodology of run-time reconfiguration. An extensive evaluation of the proposed method confirms a ninepercent-twenty six% FPGA resource reduction on average compared to previous work. For reconfigurable multiple constant multiplication, resource savings of up to 75percent can be shown compared to a normal generic lookup table based mostly multiplier. Two low level optimizations are presented, which further scale back resource consumption and are included into an automatic VHDL code generation based mostly on the FloPoCo library.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Cascaded Composite Turbulence and Misalignment: Statistical Characterization and Applications to Reconfigurable Intelligent Surface-Empowered Wireless Systems ABSTRACT: It is anticipated that high-frequency
PROJECT TITLE :Reconfigurable Decoder for LDPC and Polar Codes - 2018ABSTRACT:With low-density parity-check (LDPC) code and polar code selected as the standard codes for 5G eMBB situation, one challenge is how to boost the hardware
PROJECT TITLE :VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018ABSTRACT:Quick Fourier transform (FFT) plays an vital role in digital signal processing systems. In this study, the authors
PROJECT TITLE :Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters - 2017ABSTRACT:Reconfigurable finite-impulse response (FIR) filters are one in every of the most widely implemented
PROJECT TITLE :RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder - 2017ABSTRACT:During this transient, we tend to propose a fast yet energy-economical reconfigurable approximate carry look-ahead adder (RAP-CLA). This

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry