Reconfigurable Receiver With Radio-Frequency Current-Mode Complex Signal Processing Supporting Carrier Aggregation


A software-defined radio receiver that's suitable for intra-band carrier aggregation is demonstrated. The RF front-end frequency selectivity is enhanced by the mixture of the passive mixer and a proposed reconfigurable transimpedance amplifier. High order bandpass filtering function with frequency notches can be achieved at the front-finish. Current domain advanced Signal Processing is explored to pick and separate multiple channels concurrently. The receiver contains a selection of practical building blocks which will be connected in different ways in which to form various architectures. The fine-grained programmability of element parameters and reconfigurability of receiver schemes enable optimum performance under varying signal and blocker situations. A proof-of-concept CMOS chip fabricated during a 65 nm CMOS technology is presented that supports up to three-channel aggregation. The receiver operates at any frequency between 0.five to 3 GHz. The frequency separation between the concurrent RF channels will be tuned anywhere between zero to +one hundred MHz. The concurrent receiver scheme will additionally be explored to reject large close to-band blockers for prime dynamic vary.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Reconfigurable Decoder for LDPC and Polar Codes - 2018ABSTRACT:With low-density parity-check (LDPC) code and polar code selected as the standard codes for 5G eMBB situation, one challenge is how to boost the hardware
PROJECT TITLE :VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018ABSTRACT:Quick Fourier transform (FFT) plays an vital role in digital signal processing systems. In this study, the authors
PROJECT TITLE :Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters - 2017ABSTRACT:Reconfigurable finite-impulse response (FIR) filters are one in every of the most widely implemented
PROJECT TITLE :Reconfigurable Constant Multiplication for FPGAs - 2017ABSTRACT:This paper introduces a replacement heuristic to get pipelined run-time reconfigurable constant multipliers for field-programmable gate arrays (FPGAs).
PROJECT TITLE :RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder - 2017ABSTRACT:During this transient, we tend to propose a fast yet energy-economical reconfigurable approximate carry look-ahead adder (RAP-CLA). This

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry