VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018


Quick Fourier transform (FFT) plays an vital role in Digital Signal Processing systems. In this study, the authors explore the terribly large-scale integration (VLSI) style of high-precision mounted-point reconfigurable FFT processor. To realize high accuracy under the restricted wordlength, this study analyses the quantisation noise in FFT computation and proposes the mixed use of multiple scaling approaches to compensate the noise. Yet, a statistics-primarily based optimisation scheme is proposed to configure the scaling operations of the cascaded arithmetic blocks at each stage for yielding the foremost optimised accuracy for a given FFT length. On the basis of this approach, they additional present a VLSI implementation of space-efficient and high-precision FFT processor, which can perform power-of-2 FFT from 32 to 8192 points. By using the SMIC zero.thirteen µm process, the world of the proposed FFT processor is 27 mm 2 with a maximum operating frequency of four hundred MHz. When the FFT processor is configured to perform 8192-point FFT at forty MHz, the signal-to-quantisation-noise ratio is up to 53.28 dB and the facility consumption measured by post-layout simulation is thirty mW.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Design, Analysis, and Implementation of ARPKI: An Attack-Resilient Public-Key Infrastructure - 2018ABSTRACT:This Transport Layer Security (TLS) Public-Key Infrastructure (PKI) is based on a weakest-link security
PROJECT TITLE :Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption - 2018ABSTRACT:Giant integer multiplication has been widely employed in fully homomorphic encryption (FHE). Implementing possible
PROJECT TITLE :Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive Filter - 2018ABSTRACT:This paper presents a new area and power efficient VLSI architecture for least-mean-sq. (LMS) adaptive
PROJECT TITLE :An Efficient VLSI Architecture for Convolution Based DWT Using MAC - 2018ABSTRACT:The fashionable real time applications related to image processing and etc., demand high performance discrete wavelet rework (DWT).
PROJECT TITLE :Design, Evaluation and Application of Approximate High-Radix Dividers - 2018ABSTRACT:Approximate high radix dividers (HR-AXDs) are proposed and investigated during this paper. High-radix division is reviewed and

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry