My Account | Careers | Downloads | Blog

PROJECT TITLE :

Area-Delay Efficient Digit-Serial Multiplier Based on kPartitioning Scheme Combined With TMVP Block Recombination Approach - 2016

ABSTRACT:

Shifted polynomial basis (SPB) and generalized polynomial basis (GPB) are two economical bases of representation in binary extension fields, and are widely studied. In this paper, we tend to use the GPB formulation to derive a replacement modified SPB (MSPB) representation for arbitrary irreducible trinomials and pentanomials. It's shown that the basis conversion from the MSPB to the SPB for trinomials is free of hardware price. We tend to have shown that multiplication based on SPB and MSPB representations will build use of Toeplitz matrix-vector product (TMVP) formulation. The existing TMVP block recombination (TMVPBR) approach is employed here to derive an efficient k-partitioning TMVPBR decomposition for digit-serial double basis multiplication that may achieve subquadratic space complexity. From synthesis results, we have a tendency to have shown that the proposed multiplier has less space and less area-delay product compared with the existing digit-serial multipliers. We conjointly show that the proposed multiplier using k-partitioning TMVPBR decomposition will provide a better tradeoff between time and space complexities.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Computational Complexity Digital Arithmetic Galois Fields Matrix Decomposition Polynomial Matrices Toeplitz Matrices Block Recombination Digit-Serial Multiplication Karatsuba Algorithm (KA) Shifted Polynomial Basis (SPB) Subquadratic Space Complexity
PROJECT TITLE : ESVSSE Enabling Efficient, Secure, Verifiable Searchable Symmetric Encryption ABSTRACT: It is believed that symmetric searchable encryption, also known as SSE, will solve the problem of privacy in data outsourcing
PROJECT TITLE : Design of area-delay efficient adder based circuits in quantum dot cellular automata - 2016 ABSTRACT: Semiconductor trade has achieved almost exponential lowering in feature size and has no one hundredpercent
PROJECT TITLE :Area-Delay Efficient Binary Adders in QCA (2014)ABSTRACT :As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However, transistors
PROJECT TITLE :Efficient, Non-Iterative Estimator for Imaging Contrast Agents With Spectral X-Ray DetectorsABSTRACT:An estimator to image contrast agents and body materials with x-ray spectral measurements is described. The estimator
PROJECT TITLE : Area-Delay Efficient Binary Adders in QCA (2014) ABSTRACT : As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However,

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry