PROJECT TITLE:

A High-Speed FPGA Implementation of an RSD-Based ECC Processor - 2015

ABSTRACT:

In this project, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs in depth pipelining techniques for Karatsuba-Ofman technique to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high-throughput modular divider, that results in a short datapath for maximized frequency, are implemented. The processor supports the recommended NIST curve P256 and is based on an extended NIST reduction theme. The proposed processor performs single-purpose multiplication using points in affine coordinates in two.26 ms and runs at a maximum frequency of 160 MHz in Xilinx Virtex 5 (XC5VLX110T) field-programmable gate array.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :A Low-Power Yet High-Speed Configurable Adder for Approximate Computing - 2018ABSTRACT:Approximate computing is an efficient approach for error-tolerant applications as a result of it will trade off accuracy for
PROJECT TITLE :A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design - 2018ABSTRACT:Multiplication may be a key elementary perform for several error-tolerant applications. Approximate multiplication is taken
PROJECT TITLE :Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit - 2017ABSTRACT:In this paper, a hybrid one-bit full adder design using both complementary metal-oxide-semiconductor (CMOS) logic and
PROJECT TITLE :High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations - 2017ABSTRACT:Linear feedback shift register (LFSR) has been widely applied in BCH and CRC encoding. In order to extend the system

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry