Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications - 2015
During this project, we have a tendency to introduce a completely unique reconfigurable hardware architecture for computing the polynomial matrix multiplication (PMM) of polynomial matrices and/or polynomial vectors. The proposed algorithm exploits an extension of the fast convolution technique to multiple-input multiple-output systems. The proposed architecture is the first one dedicated to the hardware implementation of PMM. Hardware implementation of the algorithm is achieved via a highly pipelined, partly systolic field-programmable gate array (FPGA) design. The design, that is scalable in terms of the order of the input polynomial matrices, has been designed using the Xilinx system generator tool. We have a tendency to verify the algorithmic accuracy of the architecture through FPGA-in-the-loop hardware cosimulations. The application to sensor array signal processing is highlighted, in terms of strong decorrelation. The results are presented to demonstrate the accuracy and capability of the architecture. The results verify that the proposed answer gives low execution times whereas limiting the quantity of required FPGA resources.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here