FPGA implementation of vedic floating point multiplier - 2015


Most of the scientific operation involve floating purpose computations. It is necessary to implement faster multipliers occupying less area and consuming less power. Multipliers play a important role in any digital style. Even though numerous multiplication algorithms have been in use, the performance of Vedic multipliers has not drawn a wider attention. Vedic arithmetic involves application of sixteen sutras or algorithms. One among these, the Urdhva tiryakbhyam sutra for multiplication has been considered during this work. An IEEE-754 based Vedic multiplier has been developed to carry out each single precision and double precision format floating purpose operations and its performance has been compared with Booth and Karatsuba based floating point multipliers. Xilinx FPGA has been created use of while implementing these algorithms and a resource utilization and timing performance based comparison has additionally been made.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :The Design and Implementation of Multi – Precision Floating Point Arithmetic Unit Based on FPGA - 2018ABSTRACT:Floating point arithmetic is very vital in digital signal processing. It's usually to select different
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers
PROJECT TITLE :FIR Filter Design Based On FPGA - 2018ABSTRACT:FIR (Finite Impulse Response) filters: the finite impulse response filter is the foremost basic parts in digital signal processing systems and are widely used in communications,
PROJECT TITLE :An Efficient FPGA Implementation of HEVC Intra Prediction - 2018ABSTRACT:Intra prediction algorithm used in High Potency Video Coding (HEVC) normal has terribly high computational complexity. In this paper, an efficient
PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry