FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers - 2015


Field programmable gate array (FPGA) is widely used for efficient hardware realization of digital signal processing (DSP) circuits and systems. Finite impulse response (FIR) filter is that the core of any DSP and communication systems. To enhance the performance of FIR filter, an economical multiplier is required. Wallace tree and Vedic multipliers are used in this project for the implementation of sequential and parallel microprogrammed FIR filter architectures. The designs are realized using Xilinx Virtex-5 FPGA. FPGA implementation results are presented and analyzed. Based on the implementation results, sequential FIR filter using Wallace tree multiplier/carry skip adder combination proves to be additional efficient as compared to alternative multiplier/adder combinations.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :The Design and Implementation of Multi – Precision Floating Point Arithmetic Unit Based on FPGA - 2018ABSTRACT:Floating point arithmetic is very vital in digital signal processing. It's usually to select different
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers
PROJECT TITLE :FIR Filter Design Based On FPGA - 2018ABSTRACT:FIR (Finite Impulse Response) filters: the finite impulse response filter is the foremost basic parts in digital signal processing systems and are widely used in communications,
PROJECT TITLE :An Efficient FPGA Implementation of HEVC Intra Prediction - 2018ABSTRACT:Intra prediction algorithm used in High Potency Video Coding (HEVC) normal has terribly high computational complexity. In this paper, an efficient
PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry