PROJECT TITLE:

Low-Power Programmable PRPG With Test Compression Capabilities - 2015

ABSTRACT:

This project describes an occasional-power (LP) programmable generator capable of manufacturing pseudorandom take a look at patterns with desired toggling levels and enhanced fault coverage gradient compared with the most effective-to-date engineered-in self-test (BIST)-based mostly pseudorandom test pattern generators. It is comprised of a linear finite state machine (a linear feedback shift register or a hoop generator) driving an applicable phase shifter, and it comes with a variety of options permitting this device to provide binary sequences with preselected toggling (PRESTO) activity. We tend to introduce a technique to automatically select many controls of the generator providing straightforward and precise tuning. The same technique is subsequently employed to deterministically guide the generator toward test sequences with improved fault-coverage-to-pattern-count ratios. Furthermore, this project proposes an LP check compression methodology that permits shaping the take a look at power envelope in a very fully predictable, accurate, and versatile fashion by adapting the PRESTO-based logic BIST (LBIST) infrastructure. The proposed hybrid theme efficiently combines check compression with LBIST, where each techniques will work synergistically to deliver top quality tests. Experimental results obtained for industrial styles illustrate the feasibility of the proposed take a look at schemes and are reported herein.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors - 2018ABSTRACT:Approximate computing has been thought of to boost the accuracy-performance tradeoff in error-tolerant
PROJECT TITLE :Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add - 2018ABSTRACT:The need for power potency is driving a rethink of style selections in processor architectures. Whereas vector

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry