Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018


OpenFlow, the most protocol for software-outlined NetWorking, requires large-sized rule tables and frequent updating. For fast packet processing, rule tables are typically implemented with ternary content-addressable memory (TCAM) in the OpenFlow. To deal with TCAM power issues, many network applications use bloom filters (BFs) to reduce the redundant operations of table-lookup and for low power consumption. However, applying ancient BFs to an OpenFlow switch results in issues, like unsupported dynamic update, giant house overhead, and therefore the rule-set enlargement of ternary information. In this Project, we have a tendency to propose a dynamically updatable ternary segmented aging bloom filter (TSA-BF). The TSA-BF consists of 2 components: a segmented aging BF algorithm (SA-BF) and a ternary prefix-tagging encoder (TPE). First, in the SA-BF, we develop an automatic update scheme using the mechanisms of content-aging and buffer-segmenting. The SA-BF ages and deletes its contents automatically, so eliminating the pricey Communication overhead and enabling dynamic updating. It conjointly achieves space efficiency by the developed partial-deletion mechanism. Second, in the TPE, we encode ternary prefix-rules into uniquely decodable binary code words. The TPE prevents the rule-set expansion of ternary-data within the OpenFlow environment. Simulation results show that the SA-BF alone will save 37percent of space overhead, compared with state-of-the-art techniques. In an setting with the ternary prefix-rules, the TSA-BF can save another ninety threepercent of space overhead, compared with the most effective-performance scheme. Hence, the proposed TSA-BF is extremely suited to the necessities of emerging high-performance TCAM-based packet processing within the OpenFlow, which considers dynamic update and power efficiency.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage - 2017ABSTRACT:We have a tendency to gift, during this paper, a replacement 10T static
PROJECT TITLE : A Dynamically Reconfigurable Multi-ASIP Architecture for Multi-standard and Multimode Turbo Decoding - 2016 ABSTRACT: The multiplication of wireless communication standards is introducing the requirement of
PROJECT TITLE: Design Method of Single-Flux-Quantum Logic Circuits Using Dynamically Reconfigurable Logic Gates - 2015 ABSTRACT: In this study, we tend to designed and tested dynamically reconfigurable AND/OR and NAND/NOR single
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :Effectiveness of Structured Textures on Dynamically Changing Terrain-like SurfacesABSTRACT:Previous perceptual research and human factors studies have identified many effective methods for texturing 3D surfaces

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry