Power Optimization of Communication System Using Clock Gating Technique - 2015


A power optimized Communication system is proposed during this project with clock gating technique. The encoder decoder block and the converter circuits are designed using clock gating for power optimization without degrading the system performance. Unwanted switching activities can be a lot of reduced by using clock gating techniques and power saving can be done. Negative latch has been used to generate the gated clock that feeds into varied blocks. The RTL view of the Communication system with gated clock is also generated for implementation in hardware. We have used 2 clocks of frequencies 20MHz and 200MHz. For these frequencies, the hierarchy total power is reduced by sixty eight.27p.c, the logic power is reduced by 53.thirty threepercent, the signal power is reduced by 75.67p.c and therefore the clock domain and on-chip powers are same as it's in the system without using gated clock. Verilog HDL has been used to implement the varied blocks and simulation done using ModelSim ten.3c. RTL implementation has been done using Xilinx ISE suite thirteen.four.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Optimal Phase Shift Control to Minimize Reactive Power for a Dual Active Bridge DC-DC Converter ABSTRACT: Under non-unity voltage gain conditions, modulating the phase shift ratios in a dual active bridge (DAB)
PROJECT TITLE : Modular Parallel Multi-Inverter System for High-Power Inductive Power Transfer ABSTRACT: An inverter-based parallel multi-inverter system is proposed to deliver high and extendable power levels for inductive
PROJECT TITLE : Experimental Evaluation of Capacitors for Power Buffering in Single-Phase Power Converters ABSTRACT: An energy buffer is needed for single-phase inverters and rectifiers to absorb twice-line frequency power
PROJECT TITLE : Vector Current Control Derived from Direct Power Control for Grid-Connected Inverters ABSTRACT: Three-phase voltage source inverter (VSI) vector current control is proposed in the synchronous rotating frame
PROJECT TITLE : Design of Power Decoupling Strategy for Single-Phase Grid-Connected Inverter Under Non-Ideal Power Grid ABSTRACT: Single-phase inverters require large electrolytic capacitors to decouple the dc bus from the

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry