Reversible De-Identification for Lossless Image Compression using Reversible Watermarking (2014)


De-Identification is a process which can be used to ensure privacy by concealing the identity of individuals captured by video surveillance systems. One important challenge is to make the obfuscation process reversible so that the original image/video can be recovered by persons in possession of the right security credentials. This work presents a novel Reversible De-Identification method that can be used in conjunction with any obfuscation process. The residual information needed to reverse the obfuscation process is compressed, authenticated, encrypted and embedded within the obfuscated image using a two-level Reversible Watermarking scheme. The proposed method ensures an overall single-pass embedding capacity of 1.25 bpp, where 99.8% of the images considered required less than 0.8 bpp while none of them required more than 1.1 bpp. Experimental results further demonstrate that the proposed method managed to recover and authenticate all images considered.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : A Framework of Reversible Color to Grayscale Conversion With Watermarking Feature ABSTRACT: In order to preserve the original colour image, reversible color-to-grayscale conversion (RCGC) is used to encode the
PROJECT TITLE :Towards Efficient Modular Adders based on Reversible Circuits - 2018ABSTRACT:Reversible logic is a computing paradigm that has attracted significant attention lately due to its properties that cause ultra-low power
PROJECT TITLE :On the Difficulty of Inserting Trojans in Reversible Computing Architectures - 2018ABSTRACT:Fabrication-less style houses outsource their designs to third-party foundries to lower fabrication value. But, this creates
PROJECT TITLE :Optimal Design of Reversible Parity Preserving New Full Adder / Full Subtractor - 2017ABSTRACT:The widely using CMOS technology implementing with irreversible logic can hit a scaling limit beyond 20twenty and the
PROJECT TITLE :Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx - 2017ABSTRACT:Reversible logic is that the rising field for research in present era. The aim of this paper is to understand completely

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry