A CMOS Spiking Neuron for Brain-Inspired Neural Networks With Resistive Synapses and In Situ Learning


Nanoscale resistive memory devices are expected to fuel dense integration of electronic synapses for large-scale neuromorphic systems. To realize such a brain-galvanized computing chip, a compact CMOS spiking neuron that performs in situ learning and computing whereas driving a large variety of resistive synapses is desired. This temporary presents a novel leaky integrate-and-fire neuron style that implements the dual-mode operation of current integration and synaptic drive, with a single operational amplifier (opamp) and permits in situ learning with crossbar resistive synapses. The proposed style was implemented in a very 0.18- CMOS technology. Measurements show neuron's ability to drive a thousand resistive synapses and demonstrate in situ associative learning. The neuron circuit occupies a little area of zero.01 mm a pair of and has an energy efficiency worth of 9.three pJ/spike/synapse.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS - 2018ABSTRACT:This paper presents a ten-bit one-GS/s four-channel time-interleaved (TI) successive approximation register (SAR)
PROJECT TITLE :A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm - 2018ABSTRACT:This temporary presents a coffee-power forward and reverse body bias (FRBB) generator with body bias (BB) switches to dynamically
PROJECT TITLE :12T Memory Cell for Aerospace Applications in Nano scale CMOS Technology - 2017ABSTRACT:In this paper, a novel radiation-hardened-by-design (RHBD) 12T memory cell is proposed to tolerate single node upset and multiple-node
PROJECT TITLE :Powering Wearable Sensors with a Low-Power CMOS Piezoelectric Energy Harvesting Circuit - 2017ABSTRACT:Piezoelectric vibration primarily based energy harvesters are widely researched as powering modules for numerous
PROJECT TITLE :Analysis and Design of the Classical CMOS Schmitt Trigger in Sub threshold Operation - 2017ABSTRACT:In this paper, the classical CMOS Schmitt trigger (ST) operating within the subthreshold regime is analyzed. The

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry