Digital Self-Interference Cancellation With Variable Fractional Delay FIR Filter for Full-Duplex Radios - 2018


In full-duplex radios, delay alignment errors end in random mismatch between the self-interference (SI) signal and therefore the reconstructed cancellation signal, leading to the performance degradation of the SI cancellation. During this letter, a variable fractional delay (VFD) FIR filter with additional precise delay alignment is exploited to suppress the SI in digital domain. The closed-form expressions of the VFD FIR filter coefficients are reformulated by minimizing the residual SI power. Based on the obtained SI cancellation capability, the influence of the filter order on the SI cancellation is then characterized. Simulations show that the deployment of the VFD FIR filter significantly enhances the SI cancellation performance. Specifically, when the SI signal bandwidths are zero.5 and ten MHz, the cancellation capability of employing the VFD FIR filter based mostly on the proposed coefficients outperforms the VFD FIR filter underneath the LS criterion by half dozen.five and dB, respectively, which presents a potential contribution to boost the SI cancellation performance.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Multi-Magnification Image Search in Digital Pathology ABSTRACT: This study proposes the use of multi-magnification image representation and investigates the effect that magnification has on content-based image
PROJECT TITLE :A Droop Measurement Built-in Self-Test Circuit for Digital Low-Dropout Regulators - 2018ABSTRACT:Today's highly integrated system-on-chips (SOCs) employ several integrated voltage regulators to realize higher power
PROJECT TITLE :Evolutionary Approach to Approximate Digital Circuits Design - 2017ABSTRACT:In approximate computing, the need of excellent functional behavior will be relaxed as a result of some applications are inherently error
PROJECT TITLE :A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply - 2017ABSTRACT:This paper presents a brand new power-economical electrocardiogram acquisition system that uses a fully digital
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry