An Area Efficient 1024-Point Low Power Radix-22 FFT Processor with Feed-Forward Multiple Delay Commutators - 2018


Radix-a pair of k delay feed-back and radix-K delay commutator are the foremost well-known pipeline design for FFT style. This paper proposes a novel radix-two 2 multiple delay commutator design utilizing the advantages of the radix-two 2 algorithm, like simple butterflies and less memory demand. Therefore, it is more hardware efficient when implementing parallelism for higher throughput using multiple delay commutators or feed-forward data methods. Here, we tend to propose an improved input scheduling algorithm primarily based upon memory to eliminate energy required to shift data along the delay lines. A 1024-purpose FFT processor with 2 parallel knowledge paths is implemented in 65-nm CMOS method technology. The FFT processor occupies an space of three.six mm 2 , successfully operates in the provision voltage range from 0.four-one V and the most clock frequency of 600 MHz. For low voltage, high performance applications, the processor is in a position to control at four hundred MHz and consumes sixty.three mW or 77.2 nJ/FFT generating 800 Msamples/s at zero.6 V provide.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Energy-Efficient and Distributed Network Management Cost Minimization in Opportunistic Wireless Body Area Networks - 2018ABSTRACT:Mobility induced by limb/body movements in Wireless Body Space Networks (WBANs) considerably
PROJECT TITLE :Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive Filter - 2018ABSTRACT:This paper presents a new area and power efficient VLSI architecture for least-mean-sq. (LMS) adaptive
PROJECT TITLE :Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology - 2017ABSTRACT:In this temporary, we have a tendency to propose three efficient three-input XOR/XNOR circuits as the foremost
PROJECT TITLE :Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications - 2017ABSTRACT:The restricted size and power budgets of area-bound systems usually contradict the necessities
PROJECT TITLE :Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs - 2017ABSTRACT:Hybrid floating-purpose (FP) implementations improve software FP performance without incurring the

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry