PROJECT TITLE :
A 32-bit 4×4 Bit-Slice RSFQ Matrix Multiplier - 2018
A thirty two-bit 4 × four bit-slice fast single-flux-quantum (RSFQ) matrix multiplier is proposed. The multiplier mainly consists of bit-slice multipliers and bit-slice adders. The multiplication of unsigned integer matrices is implemented by control signals. The matrix multiplier used synchronous concurrent-flow clocking. The results show that a sixteen-bit bit-slice processing has the least latency at ten GHz.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here