PROJECT TITLE :

Low-Power Addition with Borrow-Save Adders under Threshold Voltage Variability - 2018

ABSTRACT:

It is well-known that reduced logic depth permits for operation at low voltages, therefore reducing power dissipation. But, such circuits are particularly susceptible to variations, that may compromise expected benefits. This transient presents a resolution for low-power addition below variability, that successfully handles the challenge of increased threshold voltage variation. Specifically, we tend to quantitatively compare the impact of variation on the performance of ripple-carry adder (RCA) and borrow-save adder (BSA), quantify the average power reduction achieved by BSA attained at low voltage values, at the price of increased delay variation, and propose a technique that enhances BSA tolerance to variations. Using statistical timing evaluation at the 45-nm and thirty two-nm nodes, we tend to estimate the most critical path delay variation and average power dissipation of BSA at completely different supply voltages. Our analysis reveals that BSA achieves three times smaller customary deviation of maximum delay than RCA at the same provide voltage. Also, we show that it is possible to substantially scale back the provision voltage, decreasing by virtually 60% the power dissipation of BSA in comparison to a counterpart operating at nominal voltage while keeping most delay less than that of RCA. Furthermore, straightforward style optimizations in the look of BSA are introduced that trade latency for variability, significantly reducing normalized standard deviation of the maximum delay.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors - 2018ABSTRACT:Approximate computing has been thought of to boost the accuracy-performance tradeoff in error-tolerant
PROJECT TITLE :Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add - 2018ABSTRACT:The need for power potency is driving a rethink of style selections in processor architectures. Whereas vector

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry