Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system - 2018


This paper presents a high-speed Vedic multiplier based mostly on the Urdhva Tiryagbhyam sutra of Vedic mathematics that includes a unique adder primarily based on Quaternary Signed digit variety system. 3 operations are inherent in multiplication: partial merchandise generation, partial products reduction and addition. A fast adder architecture therefore greatly enhances the speed of the general process. A Quaternary logic adder design is proposed that works on a hybrid of binary and quaternary number systems. A given binary string is first divided into quaternary digits of 2 bits every followed by parallel addition reducing the carry propagation delay. The design does not require a radix conversion module because the sum is directly generated in binary using the novel concept of an adjusting bit. The proposed multiplier design is compared with a Vedic multiplier based on multi voltage or multi price logic [MVL], Vedic Multiplier that includes a QSD adder with a conversion module for quaternary to binary conversion, Vedic multiplier that uses Carry Select Adder and a commonly used fast multiplication mechanism like Booth multiplier. All these styles are developed using Verilog HDL and synthesized by Synopsys Style Compiler. They need been realized using the open supply NAN gate 15nm technology library. The proposal shows a most of 88.seventy five% speed improvement with respect to Multi Price logic based 128×128 Vedic multiplier whereas the minimum is seventeen.47p.c.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Novel Secure Outsourcing of Modular Inversion for Arbitrary and Variable Modulus ABSTRACT: In the fields of cryptography and algorithmic number theory, modular inversion is regarded as one of the operations that
PROJECT TITLE : A Novel Blockchain Based Secured and QoS Aware IoT Vehicular Network in Edge Cloud Computing ABSTRACT: An IoT (Internet of Things)-based vehicular ad-hoc network and a software-defined network are the two components
PROJECT TITLE : Progressive Self-Supervised Clustering With Novel Category Discovery ABSTRACT: Clustering is one of the most classical methods used to analyze data structures in machine learning and pattern recognition at the
PROJECT TITLE : Large-Scale Affine Matrix Rank Minimization With a Novel Nonconvex Regularizer ABSTRACT: The goal of low-rank minimization is to recover a matrix with the lowest possible rank while still satisfying the constraints
PROJECT TITLE : A Novel Discriminative Dictionary Pair Learning Constrained by Ordinal Locality for Mixed Frequency Data Classification ABSTRACT: One of the challenges that classification must overcome is the fact that the data

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry