Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM - 2017


This study presents a multi-level 2D discrete wavelet rework (DWT) architecture without off-chip RAM. Existing architectures use one off-chip RAM to store the image information, that increases the complexity of the system. For one-chip design, line-based design based on changed lifting theme is proposed. By replacing the multipliers with canonic sign digit multipliers, a critical path of one full-adder delay is achieved. As per theoretical estimate, for three-level 2D DWT with a picture of N × N size, the proposed architecture requires 123 adders, sixty six subtracters, 167 registers, temporal memory of seven.five N words and input RAM of 3 Nbytes. The estimated hardware demand shows that for the image size of 512 × 512 and three-level DWT, the proposed design involves a minimum of 14.1p.c less transistor-delay-product than existing architectures.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Research and implementation of hardware algorithms for multiplying binary numbers - 2018ABSTRACT:The structures of matrix and tree-like multipliers of binary numbers were reviewed and their system characteristics
PROJECT TITLE :Reducing the Hardware Complexity of a Parallel Prefix Adder - 2018ABSTRACT:Currently, parallel prefix adders (PPA) are thought of effective combinational circuits for performing the binary addition of two multi-bit
PROJECT TITLE :A Cost-Effective Self-Healing Approach for Reliable Hardware Systems - 2018ABSTRACT:In this paper, self-healing concept for hardware systems is investigated and a brand new approach is proposed. Hardware systems
PROJECT TITLE :Efficient Hardware Implementation of Probabilistic Gradient Descent Bit-Flipping - 2017ABSTRACT:This paper deals with the hardware implementation of the recently introduced Probabilistic Gradient-Descent Bit-Flipping
PROJECT TITLE :Realization of a hardware generator for the Sum of Absolute Difference component - 2017ABSTRACT:It is a known reality that an arithmetic operate implemented in hardware incorporates a higher throughput and calculation

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry