Optimized Memristor-Based Multipliers - 2017


Since memristors came to the forefront of research, minimal work has explored their application to pc arithmetic. This paper proposes 2 memristor-based implementations of an N-bit shift-and-add multiplier, one using IMPLY operations and a second using MAD operations. The optimized IMPLY-based mostly implementation reduces the baseline delay from 2N2 + 29N steps and 17N+3 memristors to 2N2 + 21N steps and 7N+1 memristors. A second implementation is proposed that's constructed from MAD gates, a lower-space, lower-delay various to IMPLY logic. This design performs an N-bit multiplication in N2 + N steps with 5N memristors and 3N+a pair of drivers. Both styles require fewer steps and but one/half dozen of the amount of components of a ancient CMOS design. Finally, both of the implementations are extended to implement radix-2 Booth multipliers. The IMPLY design solely will increase by 1 step per iteration and 2N memristors and drivers. The MAD style will increase by N memristors and 6N switches but maintains the same delay because the shift-and-add multiplier. Both designs maintain a lower area and lower delay than the CMOS equivalent.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Optimized Update/Prediction Assignment for Lifting Transforms on Graphs - 2018ABSTRACT:Transformations on graphs will give compact representations of signals with many applications in denoising, feature extraction,
PROJECT TITLE :High-Dimensional MVDR Beamforming: Optimized Solutions Based on Spiked Random Matrix Models - 2018ABSTRACT:Minimum variance distortionless response (MVDR) beamforming (or Capon beamforming) is among the foremost
PROJECT TITLE :Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder - 2018ABSTRACT:Exploiting the tradeoff between accuracy and hardware cost incorporates a tremendous potential to boost the efficiency
PROJECT TITLE :Low Power 4×4 Bit Multiplier Design using Dadda Algorithm and Optimized Full Adder - 2018ABSTRACT:This paper presents the model of four-bit multiplier having low power and high speed using Algorithm named Dadda
PROJECT TITLE :Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs - 2017ABSTRACT:Hybrid floating-purpose (FP) implementations improve software FP performance without incurring the

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry