PROJECT TITLE :

Low-Power Parallel Chien Search ArchitectureUsing a Two-Step Approach - 2016

ABSTRACT:

This transient proposes a brand new power-economical Chien search (CS) design for parallel Bose-Chaudhuri-Hocquenghem (BCH) codes. For syndrome-primarily based decoding, the CS plays a important role in finding error locations, however exhaustive computation incurs a huge waste of power consumption. In the proposed architecture, the searching process is decomposed into two steps primarily based on the binary matrix illustration. In contrast to the first step accessed every cycle, the second step is activated solely when the primary step is successful, resulting in remarkable power saving. Furthermore, an economical architecture is presented to avoid the delay increase in critical methods caused by the 2-step approach. Experimental results show that the proposed two-step design for the BCH (8752, 8192, forty) code saves power consumption by up to fifty% compared with the traditional architecture.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors - 2018ABSTRACT:Approximate computing has been thought of to boost the accuracy-performance tradeoff in error-tolerant
PROJECT TITLE :Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add - 2018ABSTRACT:The need for power potency is driving a rethink of style selections in processor architectures. Whereas vector

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry