My Account | Careers | Downloads | Blog

PROJECT TITLE :

Network-on-Chip for Turbo Decoders - 2016

ABSTRACT:

The multi-application specific instruction processor (ASIP) architecture is a promising candidate for flexible high-throughput turbo decoders. This temporary proposes a network-on-chip (NoC) structure for multi-ASIP turbo decoders. The process of turbo decoding is studied, and also the addressing patterns for turbo codes in long term evolution (LTE) and High Speed Downlink Packet Access (HSDPA) are analyzed. Based mostly on this analysis, two techniques, subnetworking and calculation sequence, are proposed for reducing the complexity of the NoC. The implementation results show that the proposed structure provides an improvement of 53% for HSDPA and thirteen3p.c for LTE in throughput/space efficiency compared with state-of-the-art NoC solutions.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Vlsi Decoding 3G Mobile Communication Access Protocols Long Term Evolution Network-On-Chip Turbo Codes Network-On-Chip (NOC) Turbo Decoder
PROJECT TITLE :A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator - 2017ABSTRACT:This paper presents a two.5D integrated microprocessor die, memory die, and accelerator die with two.5D silicon
PROJECT TITLE :Overloaded CDMA Crossbar for Network-On-Chip - 2017ABSTRACT:On-chip interconnects are the performance bottleneck in fashionable system-on-chips. Code-division multiple access (CDMA) has been proposed to implement
PROJECT TITLE: Data Encoding Techniques for Reducing EnergyConsumption in Network-on-Chip - 2015 ABSTRACT: As technology shrinks, the facility dissipated by the links of a network-on-chip (NoC) starts to compete with the facility
PROJECT TITLE :Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip (2014)ABSTRACT :The power dissipated by the connections of a network-on-chip (NoC) begins to compete with the power dissipated by the other
PROJECT TITLE :An Efficient Hybrid-Switched Network-on-Chip for Chip MultiprocessorsABSTRACT:Chip multiprocessors (CMPs) need a low-latency interconnect cloth network-on-chip (NoC) to minimize processor stall time on instruction

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry