PROJECT TITLE :

Reversible data hiding in encrypted images based on progressive recovery - 2016

ABSTRACT:

This paper proposes a methodology of reversible knowledge hiding in encrypted pictures (RDH-EI) based on progressive recovery. 3 parties are involved in the framework, as well as the content owner, the info-hider, and therefore the recipient. The content owner encrypts the original image employing a stream cipher algorithm and uploads a ciphertext to the server. The information-hider on the server divides the encrypted image into three channels and, respectively, embeds totally different amount of extra bits into every one to get a marked encrypted image. On the recipient aspect, further message will be extracted from the marked encrypted image, and the original image can be recovered while not any errors. While most of the traditional ways use one criterion to recover the whole image, we tend to propose to try and do the recovery by a progressive mechanism. Rate-distortion of the proposed method outperforms state-of-the-art RDH-EI ways.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE : A Framework of Reversible Color to Grayscale Conversion With Watermarking Feature ABSTRACT: In order to preserve the original colour image, reversible color-to-grayscale conversion (RCGC) is used to encode the
PROJECT TITLE :Towards Efficient Modular Adders based on Reversible Circuits - 2018ABSTRACT:Reversible logic is a computing paradigm that has attracted significant attention lately due to its properties that cause ultra-low power
PROJECT TITLE :On the Difficulty of Inserting Trojans in Reversible Computing Architectures - 2018ABSTRACT:Fabrication-less style houses outsource their designs to third-party foundries to lower fabrication value. But, this creates
PROJECT TITLE :Optimal Design of Reversible Parity Preserving New Full Adder / Full Subtractor - 2017ABSTRACT:The widely using CMOS technology implementing with irreversible logic can hit a scaling limit beyond 20twenty and the
PROJECT TITLE :Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx - 2017ABSTRACT:Reversible logic is that the rising field for research in present era. The aim of this paper is to understand completely

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry