A Low-Power 0.7 32-Channel Mixed-Signal Circuit for ECoG Recordings


Monitoring of electrocorticography signals using multi-electrode array creates new opportunities for neural prosthetic applications. In this paper, we present a 32-channel recording ASIC that provides low-noise amplification and analog filtering. It also includes a 12-bit analog-to-digital conversion function, and offers programmable output rates through a serial peripheralinterface (SPI). The targeted application is a remote-powered wireless implantable ECoG recording system. Each recording channel has a measured 0.7 $mu {rm V_{rm rms}}$ input-referred noise on a [0.5–300 Hz] bandwidth. The device was fabricated in a 0.35 $mu{rm m}$ complementary metal–oxide–semiconductor process for a total die area of 86 ${hbox {mm}} ^{2}$ with an analog power consumption limited to 134 $mu {rm W}$ per channel.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors - 2018ABSTRACT:Approximate computing has been thought of to boost the accuracy-performance tradeoff in error-tolerant
PROJECT TITLE :Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add - 2018ABSTRACT:The need for power potency is driving a rethink of style selections in processor architectures. Whereas vector

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry