PROJECT TITLE :

A 65-nm CMOS Low-Power Impulse Radar System for Human Respiratory Feature Extraction and Diagnosis on Respiratory Diseases

ABSTRACT:

This paper presents a radar system for extracting human respiratory options. The proposed radar chip comprises 3 major parts: a digital-to-time converter (DTC), a transmitter, and a receiver. The all-digital standard cell-based mostly DTC achieves a timing resolution of ten ps on a one hundred-ns time scale, supporting a range-gated sensing process. The transmitter is composed of a digital pulse generator. The receiver contains a right away-sampling passive frontend for achieving high linearity, an integrator for enhancing the signal-to-noise ratio, and a successive approximation register analog-to-digital converter for signal quantization. A absolutely integrated CMOS impulse radar chip was fabricated using sixty five-nm CMOS technology, and the whole power consumption is twenty one mW. In the backend, a true-time digital signal-processing platform captures human respiratory waveforms via the radar chip and processes the waveforms by applying somebody's respiratory feature extraction algorithm. Furthermore, a clinical trial was conducted for establishing a brand new diagnosis workflow for identifying respiratory diseases by the proposed wireless sensor system. The proposed system was validated by applying an adaptive network-primarily based fuzzy inference system and support vector machine algorithm to the clinical trial results. These algorithms confirmed the effectiveness of the proposed system in diagnosing respiratory diseases.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS - 2018ABSTRACT:This paper presents a ten-bit one-GS/s four-channel time-interleaved (TI) successive approximation register (SAR)
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :Low-Power Injection-Locked Zero-IF Self-Oscillating Mixer for High Gbit/s Data-Rate Battery-Free Active Tag at Millimeter-Wave Frequencies in 65-nm CMOSABSTRACT:In this paper, a low-power zero-IF self-oscillating
PROJECT TITLE :Reliability Performance of a 70-GHz Mixer in 65-nm TechnologyABSTRACT:A downconversion mixer using the double-balanced Gilbert cell structure is fabricated using 65-nm CMOS technology. The mixer most conversion
PROJECT TITLE :A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line ArchitectureABSTRACT:A 3 MHz-to-1.eight GHz, 94 μW-to-nine.5 mW, all-digital delay-locked loop (ADDLL) using 65-nm CMOS technology

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry