PROJECT TITLE :

An FPGA Implementation for Solving the Large Single-Source-Shortest-Path Problem

ABSTRACT:

Single supply shortest path (SSSP) is a fundamental downside in graph theory. However, the existing SSSP implementations on field-programmable gate arrays (FPGAs) are incapable of processing giant graphs by storing the graph and results in internal reminiscences. In this transient, we have a tendency to propose a parallel FPGA implementation to solve the SSSP downside, that springs from a variant of the “eager” Dijkstra algorithm. In order to method a massive graph problem, an extended systolic array priority queue called ExSAPQ is proposed to permit giant-scale priority queue processing. The experimental results on the complete United States road network show that our SSSP implementation on FPGA will achieve a speedup of five× over the CPU implementation and the ability consumption is only one/4 of the latter.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :The Design and Implementation of Multi – Precision Floating Point Arithmetic Unit Based on FPGA - 2018ABSTRACT:Floating point arithmetic is very vital in digital signal processing. It's usually to select different
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers
PROJECT TITLE :FIR Filter Design Based On FPGA - 2018ABSTRACT:FIR (Finite Impulse Response) filters: the finite impulse response filter is the foremost basic parts in digital signal processing systems and are widely used in communications,
PROJECT TITLE :An Efficient FPGA Implementation of HEVC Intra Prediction - 2018ABSTRACT:Intra prediction algorithm used in High Potency Video Coding (HEVC) normal has terribly high computational complexity. In this paper, an efficient
PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry