Integrated Optimization of Battery Sizing, Charging, and Power Management in Plug-In Hybrid Electric Vehicles


This brief presents an integrated optimization framework for battery sizing, charging, and on-road power management in plug-in hybrid electric vehicles. This framework utilizes convex programming to assess interactions between the 3 optimal design/management tasks. The objective is to reduce carbon dioxide (CO2) emissions, from the on-board internal combustion engine and grid generation plants providing electrical recharge power. The impacts of varying daily grid CO2 trajectories on both the optimal battery size and charging/power management algorithms are analyzed. We tend to realize that the amount of grid CO2 emissions can significantly impact the nature of emission-optimal on-road power management. We also observe that the on-road power management strategy is the foremost important style task for minimizing emissions, through a selection of comparative studies.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Normal Harmonic Search Algorithm Primarily based MPPT forSolar PV System and Integrated with Grid using Reduced Sensor Approach and PNKLMS AlgorithmABSTRACT:This paper deals with a unique reduced sensor strategy,
PROJECT TITLE :Performance Improvement of Grid Integrated SolarPV System using DNLMS Control AlgorithmABSTRACT:An integration of renewable sources based distributed generating systems encounters various power quality issues because
PROJECT TITLE :SERvICE: A Software Defined Framework for Integrated Space-Terrestrial Satellite Communication - 2018ABSTRACT:The existing satellite communication systems suffer from ancient design, such as slow configuration,
PROJECT TITLE :A High Performance Gated Voltage Level Translator with Integrated Multiplexer - 2018ABSTRACT:Multiple offer voltages are commonly employed in designs to enable higher power performance through dedicated management
PROJECT TITLE :A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator - 2017ABSTRACT:This paper presents a two.5D integrated microprocessor die, memory die, and accelerator die with two.5D silicon

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry