PROJECT TITLE :

Traffic-Based Virtual Channel Activation for Low-Power NoC

ABSTRACT:

A massive quantity of leakage power may be saved by increasing the quantity of idle virtual channels (VCs) during a network-on-chip (NoC). Low-leakage power switch is proposed to permit saving in power dissipation of the NoC. The proposed NoC switch employs power offer gating to cut back the power dissipation. 2 power reduction techniques are exploited to style the proposed switch. Adaptive virtual channel technique is proposed as an efficient technique to reduce the active space using hierarchical multiplexing tree. Moreover, power gating (PG) reduces the common leakage power consumption of proposed switch. The proposed techniques save up to ninety seven% of the switch leakage power. In addition, the dynamic power is reduced by forty%. The traffic-primarily based virtual channel activation (TVA) algorithm is used to work out the traffic status and send adaptation signals to PG units to activate/deactivate the VCs. The TVA algorithm optimally utilizes VCs by deactivating idle VCs to guarantee high-leakage power saving with high throughput. TVA is an economical and flexible algorithm that defines a group of parameters for use to attain minimum degradation in NoC throughput with most reduction in leakage power. The full network average leakage power has been reduced by up to 80% for 2-D-mesh NoC with throughput degradation inside only 1%. For two-D-torus NoC, a saving in power of up to eighty four% is achieved with

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line ArchitectureABSTRACT:A 3 MHz-to-1.eight GHz, 94 μW-to-nine.5 mW, all-digital delay-locked loop (ADDLL) using 65-nm CMOS technology
PROJECT TITLE :Low-power, parasitic-insensitive interface circuit for capacitive microsensorsABSTRACT:Capacitive transduction is ubiquitously employed at macro- and particularly micro-scales because of their simple structure and
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE : Joint Routing and Resource Allocation for Delay Minimization in Cognitive Radio Based Mesh Networks - 2014 ABSTRACT: This paper studies the joint design of routing and resource allocation algorithms in cognitive

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry