PROJECT TITLE :

A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks

ABSTRACT:

Network-on-chip (NoC) has emerged as a very important factor that determines the performance and power consumption of many-core systems. This paper proposes a hybrid scheme for NoCs, that aims at getting low latency and low power consumption. In the presented hybrid scheme, a unique switching mechanism, known as virtual circuit switching, is proposed to intermingle with circuit switching and packet switching. Flits traveling in virtual circuit switching can traverse the router with solely one stage. In addition, multiple virtual circuit-switched (VCS) connections are allowed to share a standard physical channel. Moreover, a path allocation algorithm is proposed during this paper to work out VCS connections and circuit-switched connections on a mesh-connected NoC, such that both Communication latency and power are optimized. A set of synthetic and real traffic workloads are exploited to guage the effectiveness of the proposed hybrid scheme. The experimental results show that our proposed hybrid scheme can efficiently cut back the Communication latency and power. For instance, for real traffic workloads, a median of twenty.3% latency reduction and 33.a pair of% power saving will be obtained in comparison with the baseline NoC. Moreover, compared with the NoC with virtual purpose-to-purpose connections (VIP), the proposed hybrid theme will scale back the latency by vi.eight% with the facility decreasing by 11.3% averagely.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional
PROJECT TITLE :High-Speed and Low-Latency ECC Processor Implementation Over GF(2m) on FPGA - 2017ABSTRACT:During this paper, a novel high-speed elliptic curve cryptography (ECC) processor implementation for point multiplication
PROJECT TITLE :Low-Latency, Low-Area, and Scalable Systolic-Like Modular Multipliers for GF(2m) Based on Irreducible All-One Polynomials - 2017ABSTRACT:In this paper, an efficient recursive formulation is advised for systolic
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :Scalable Montgomery Modular Multiplication Architecture with Low-Latency and Low-Memory Bandwidth Requirement (2014)ABSTRACT :In public-key cryptosystems, Montgomery modular multiplication is used widely. In traditional

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry