Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017 PROJECT TITLE :Reliable Low-Latency Viterbi Algorithm Architectures Benchmarked on ASIC and FPGA - 2017ABSTRACT:The Viterbi algorithm is usually applied to a number of sensitive usage models together with decoding convolutional codes employed in Communications like satellite Communication, cellular relay, and wireless native area networks. Moreover, the algorithm has been applied to automatic speech recognition and storage devices. In this paper, efficient error detection schemes for architectures based mostly on low-latency, low-complexity Viterbi decoders are presented. The advantage of the proposed schemes is that reliability necessities, overhead tolerance, and performance degradation limits are embedded in the structures and will be custom-made accordingly. We have a tendency to also gift 3 variants of recomputing with encoded operands and its modifications to detect both transient and permanent faults, as well as signature-based schemes. The instrumented decoder architecture has been subjected to intensive error detection assessments through simulations, and application-specific integrated circuit (ASIC) [thirty two nm library] and field-programmable gate array (FPGA) [Xilinx Virtex-six family] implementations for benchmark. The proposed fine-grained approaches can be utilized primarily based on reliability objectives and performance/implementation metrics degradation tolerance. Did you like this research project? To get this research project Guidelines, Training and Code... Click Here facebook twitter google+ linkedin stumble pinterest Design of Efficient BCD Adders in Quantum-Dot Cellular Automata - 2017 Design of Efficient Programmable Test-per-Scan Logic BIST Modules - 2017
