Single-Event Soft Errors in CMOS Logic


In this article, various mechanisms for combinational logic-related radiation induced soft errors such as SE-induced soft delays, SE clock jitter and clock pulse, and SE crosstalk effects have been discussed. Our analysis shows that increasing SE crosstalk noise and delay effects occur with smaller technologies. This work has finally discussed hardening techniques for SE crosstalk noise and delay. Results are shown using HSpice Simulations with interconnect and device parameters derived from Predictive Technology Model for 65 nm.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Identification of Weak Areas of Power Network Based on Exposure to Voltage Sags—Part I: Development of Sag Severity Index for Single-Event CharacterizationABSTRACT:This paper presents a replacement single-event
PROJECT TITLE :Characterization of Single-Event Transient Pulse Quenching among Dummy Gate Isolated Logic Nodes in 65 nm Twin-Well and Triple-Well CMOS TechnologiesABSTRACT:As chip technologies scale down in size, one high-energy
PROJECT TITLE :Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer TechnologiesABSTRACT:As technology size scales down toward lower 2-digit nanometer dimensions, sensitivity of CMOS circuits to radiation
PROJECT TITLE :Reviews [review of A science of operations: machines, logic, and the invention of programming (Priestley, M.; 2011) and Moving targets: Elliott-automation and the dawn of the computer age in Britain (Lavington,

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry