An area and power efficient adder-based stepwise linear interpolation for Digital Signal Processing


Linear interpolation is frequently employed in Digital Signal Processing applications to reconstruct signals, e.g., image, and audio processing, for that the multiplier and divider are two power- and area-hungry operators. Since most nature phenomena don't seem to be precisely representable in linear forms, it's inefficient to use multiplier-based linear interpolation (MBLI) for correct linear curve fitting. In this paper, space- and power-efficient adder-based stepwise linear interpolation (ABSI) is proposed to emulate the behavior of standard linear interpolation. As a test vehicle for system demonstrations and performance evaluations, a general purpose display controller for applying an interpolationbased image/video scaling engine and overdrive for multimedia displays like televisions, monitors, and projectors, was designed. Compared with a scaling engine using typical MBLI, a scaling engine using the proposed ABSI contains a similar scaling quality in terms of the height signalto- noise ratio (PSNR), whereas reducing the area and power consumption by 45% and forty four%, respectively. Furthermore, as compared with the compression/decompression of an overdrive using typical MBLI, the info compression/decompression of the overdrive with the proposed ABSI shows a comparable compression/ decompression quality whereas reducing the realm and power consumption by forty sixp.c and forty fivepercent, respectively.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Enhanced Frequency Regulation Using Multilevel Energy Storage in Remote Area Power Supply Systems ABSTRACT: RAPS systems with a high percentage of renewable power generation require frequency assistance from
PROJECT TITLE :Energy-Efficient and Distributed Network Management Cost Minimization in Opportunistic Wireless Body Area Networks - 2018ABSTRACT:Mobility induced by limb/body movements in Wireless Body Space Networks (WBANs) considerably
PROJECT TITLE :Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive Filter - 2018ABSTRACT:This paper presents a new area and power efficient VLSI architecture for least-mean-sq. (LMS) adaptive
PROJECT TITLE :An Area Efficient 1024-Point Low Power Radix-22 FFT Processor with Feed-Forward Multiple Delay Commutators - 2018ABSTRACT:Radix-a pair of k delay feed-back and radix-K delay commutator are the foremost well-known
PROJECT TITLE :Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology - 2017ABSTRACT:In this temporary, we have a tendency to propose three efficient three-input XOR/XNOR circuits as the foremost

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry