High-Speed Distributed Sensing Based on Ultra Weak FBGs and Chromatic Dispersion


A high-speed quasi-distributed fiber optic sensing technique is proposed. A sensing link consisting multiple identical fiber Bragg gratings (FBGs) was interrogated by a pulsed light-weight source, and a dispersive unit at the receiver end was used to convert the wavelength shifts of the mirrored pulses into time-delay changes. This Bragg wavelength-dependent time delay can be accurately calculated by a quick cross-correlation-based algorithm, enabling distributed high-speed sensing. This technique is experimentally demonstrated employing a sensing link containing 2014 FBGs with a reflectance of about −35 dB. A wavelength resolution of nine.03 pm was achieved without any data averaging. Dynamic strain was applied to at least one of the FBGs, and corresponding wavelength variation was measured at a sampling rate of 20 kHz, obtaining a dynamic resolution of <0.three pm/ Hz.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Harmonic Loss Reduction in High Speed Motor Drive Systems by Flying Capacitor Multilevel Inverter ABSTRACT: When inverters drive an AC motor, the harmonic components of the output voltage result in extra iron
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :A Low-Power Yet High-Speed Configurable Adder for Approximate Computing - 2018ABSTRACT:Approximate computing is an efficient approach for error-tolerant applications as a result of it will trade off accuracy for
PROJECT TITLE :A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design - 2018ABSTRACT:Multiplication may be a key elementary perform for several error-tolerant applications. Approximate multiplication is taken
PROJECT TITLE :Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit - 2017ABSTRACT:In this paper, a hybrid one-bit full adder design using both complementary metal-oxide-semiconductor (CMOS) logic and

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry