PROJECT TITLE :

Resistive Associative Processor

ABSTRACT:

Associative Processor (AP) combines information storage and information processing, and functions simultaneously as a massively parallel array SIMD processor and memory. Traditionally, AP is predicated on CMOS technology, almost like other categories of massively parallel SIMD processors. The main component of AP may be a Content Addressable Memory (CAM) array. As CMOS feature scaling slows down, CAM experiences scalability issues. In this work, we propose and investigate an AP primarily based on resistive CAM-the Resistive AP (ReAP). We tend to show that resistive memory technology potentially permits scaling the AP from a few millions to a couple hundred several processing units on one silicon die. We tend to compare the performance and power consumption of a ReAP to a CMOS AP and a typical SIMD accelerator (GPU) and show that ReAP, although exhibiting higher power density, allows better scalability and better performance.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE : Asymmetric Fault Ride through Capability Enhancement of DFIG Based Variable Speed Wind Generator by DC Resistive Fault Current Limiter - 2016 ABSTRACT: Doubly fed induction generator (DFIG) based mostly variable
PROJECT TITLE :Physical Unbiased Generation of Random Numbers With Coupled Resistive Switching DevicesABSTRACT:The resistive-switching memory (RRAM) is currently underneath consideration for quick nonvolatile memory due to its
PROJECT TITLE :A Compact Model for Metal–Oxide Resistive Random Access Memory With Experiment VerificationABSTRACT:A dynamic Verilog-A resistive random access memory (RRAM) compact model, together with cycle-to-cycle variation,
PROJECT TITLE :Improving Performance by Doping Gadolinium Into the Indium-Tin–Oxide Electrode in HfO2-Based Resistive Random Access MemoryABSTRACT:This letter investigates the characteristics of doping gadolinium (Gd) in an
PROJECT TITLE :A Fast and Efficient Design Method for Circuit Analog Absorbers Consisting of Resistive Square-Loop ArraysABSTRACT:This paper proposes a completely unique optimization design technique for circuit analog absorbers

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry