PROJECT TITLE :

Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications - 2018

ABSTRACT:

In this brief, based on upset physical mechanism along with cheap transistor size, a sturdy 10T memory cell is first proposed to enhance the reliability level in aerospace radiation setting, while keeping the main benefits of tiny area, low power, and high stability. Using Taiwan Semiconductor Manufacturing Company sixty five-nm CMOS commercial commonplace method, simulations performed in Cadence Spectre demonstrate the ability of the proposed radiation-hardened-by-design 10T cell to tolerate both 0 ? 1 and one ? 0 single node upsets, with the increased browse/write access time.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

VLSI Backend MTech Projects
PROJECT TITLE : Joint Transceiver Beamforming Design for Hybrid Full-Duplex and Half-Duplex Ad-Hoc Networks ABSTRACT: In this paper, we propose a joint transceiver beamforming design method for hybrid full-duplex (FD) and half-duplex
PROJECT TITLE : From Handcrafted to Deep Features for Pedestrian Detection A Survey ABSTRACT: Detecting pedestrians is an important but difficult problem in the field of computer vision, particularly in activities that are focused
PROJECT TITLE : Short Text Topic Modeling Techniques, Applications, and Performance: A Survey ABSTRACT: The semantic understanding of short texts is required for a wide variety of real-world applications, so their analysis allows
PROJECT TITLE : Design of an agile training system based on Wireless Mesh Network ABSTRACT: Because of the difficulties associated with using traditional training methods and the lack of funding for agility training in college
PROJECT TITLE : An Empirical Review of Deep Learning Frameworks for Change Detection Model Design, Experimental Frameworks, Challenges and Research Needs ABSTRACT: One of the fundamental objectives of computer vision and video