A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies - 2017


Automatic synthesis of digital circuits has played a key role in obtaining high-performance styles. Whereas considerable work has been done in the past, rising device technologies decision for a want to re-examine the synthesis approaches, so that better circuits that harness the true power of these technologies can be developed. This paper presents a methodology for synthesis applicable to devices that support ternary logic. We present an algorithm for synthesis that mixes a geometrical representation with unary operators of multivalued logic. The geometric illustration facilitates scanning appropriately to obtain easy sum-of-products expressions in terms of unary operators. An implementation based on Python is described. The power of the approach lies in its applicability to a large choice of circuits. The proposed approach ends up in the savings of 26percent and twenty two% in transistor-count, respectively, for a ternary full-adder and a ternary content-addressable memory (TCAM) over the simplest existing styles. Furthermore, the proposed approach requires, on an average, but tenpercent of the quantity of the transistors compared with a recent decoder-based mostly design for numerous ternary benchmark circuits. Extensive HSPICE simulation results show roughly ninety twop.c reduction in power-delay product (PDP) for a 12 ×twelve TCAM and sixtypercent reduction in PDP for a 24-ternary digit barrel shifter over recent styles.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Cascaded Face Sketch Synthesis Under Various Illuminations ABSTRACT: Digital entertainment relies heavily on face sketch synthesis from a photo. A system for intelligent face sketch synthesis must be extremely
PROJECT TITLE : Dual-transfer Face Sketch-Photo Synthesis ABSTRACT: Law enforcement and criminal investigations, among others, rely heavily on the ability to identify a sketched face from a face image dataset. There is no need
PROJECT TITLE : Graph-Regularized Locality-Constrained Joint Dictionary and Residual Learning for Face Sketch Synthesis ABSTRACT: For digital entertainment and police enforcement, face sketch synthesis is a critical issue It's
PROJECT TITLE : Improved ArtGAN for Conditional Synthesis of Natural Image and Artwork ABSTRACT: This research offers a number of innovative ways to improve the generative adversarial network (GAN) for conditional picture synthesis,
PROJECT TITLE :Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery - 2018ABSTRACT:In this article, we tend to concentrate on economical synthesis of fault-tolerant timed models from their fault-intolerant version.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry