Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs - 2016 PROJECT TITLE : Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs - 2016 ABSTRACT: Increased practical density with shrinking technology may lead to escalating power supply noise (PSN)-induced failures in the sphere. Furthermore, the low correlation between system-level purposeful take a look at and production check is creating it tough to raised screen parts that will fail in the sector due to PSN. To address these issues, during this paper, we tend to present a fully digital on-chip distributed sensor network to continuously monitor the PSN profile across the chip and generate a trace for diagnosis of any noise-induced failure at silicon validation, structural check, system check, and purposeful operation phases of system on chips (SoCs). The sensors capture PSN at a fine granularity and store the SoC's important standing bits. The sensor offers straightforward access and control with the help of scan chains. The sensor network has been designed within the twenty eight-nm standard cell library, and its performance is demonstrated in the physical style of OpenSPARCT1 multicore processor SoC. Did you like this research project? To get this research project Guidelines, Training and Code... Click Here facebook twitter google+ linkedin stumble pinterest Distributed Sensors Electric Sensing Devices Integrated Circuit Design Failure Analysis Integrated Circuit Reliability System-On-Chip Integrated Circuit Testing Integrated Circuit Noise A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation - 2016 Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches - 2016
