High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols - 2016


In a fashionable system-on-chip design, tons of cores and intellectual properties can be integrated into a single chip. To be appropriate for top-performance interconnects, designers increasingly adopt advanced interconnect protocols that support novel mechanisms of parallel accessing, together with outstanding transactions and out-of-order completion of transactions. To implement those novel mechanisms, a master tags an ID to each transaction to make your mind up in-order or out-of-order properties. However, these advanced protocols might lead to transaction deadlocks that do not occur in ancient protocols. To prevent the deadlock downside, current solutions stall suspicious transactions and in certain cases, many such stalls will incur serious performance penalty. During this temporary, we tend to propose a completely unique ID assignment mechanism that guarantees the issued transactions to be deadlock-free and leads to vital reduction in the amount of transaction stalls issued by masters. Our experimental results show encouraging performance improvements compared with previous works with little hardware and power overheads.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE : A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications - 2016 ABSTRACT: Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant
PROJECT TITLE : High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m) - 2016 ABSTRACT: A high performance design of elliptic curve scalar multiplication based mostly on the Montgomery ladder
PROJECT TITLE : NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices - 2016 ABSTRACT: In recent years, the demand for NAND flash-based storage devices has rapidly increased as a result of of the popularization

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry