My Account | Careers | Downloads | Blog

PROJECT TITLE:

Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment - 2015

ABSTRACT:

Diagnosis is extremely vital to ramp up the yield during the integrated circuit manufacturing method. It reduces the time to promote and merchandise cost. Limited observability due to check response compaction negatively affects the diagnosis procedure. When multiple chains, mapped to one compactor, fail, diagnosis becomes very difficult. The procedure is even additional sophisticated as a result of when a circuit fails the flush check, not all the patterns are applied. Only a few of the patterns are applied and also the observed responses are used to diagnose the faulty chains. In this project, we have proposed an efficient masking strategy that can be terribly useful for diagnosis of scan chains when multiple scan chains fail. The proposed strategy uses the redundancy in fault detection by the test patterns and masks scan chains in such a approach that enough information can be supplied with small increase in test pattern count. A new tester architecture that will choose and apply only those patterns having enough information for diagnosis has additionally been proposed. Diagnostic resolution and first hit index achieved by our method are very close to their ideal values, that validate the applicability of our approach.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Multiple Scan Data Association by Convex Variational Inference - 2018ABSTRACT:Data association, the reasoning over correspondence between targets and measurements, could be a drawback of fundamental importance in
PROJECT TITLE :A High Performance Scan Flip-Flop Design for Serial and Mixed Mode Scan Test - 2018ABSTRACT:Over the years, serial scan design has become the de-facto design for testability technique. The simple testing and high
PROJECT TITLE : Efficient Implementation of Scan Register Insertion on Integer Arithmetic Cores for FPGAs - 2016 ABSTRACT: Scan flip -- flop insertion for aiding design for testability invitations additional hardware overhead,
PROJECT TITLE: Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures - 2015 ABSTRACT: This project presents many techniques utilized to resolve issues surfacing when applying scan bandwidth management
PROJECT TITLE: Thwarting Scan Based Attacks on Secure-ICs With On-Chip Comparison - 2014 ABSTRACT: Hardware implementation of cryptographic algorithms is subject to various attacks. It's been previously demonstrated that scan

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry