PROJECT TITLE:

FPGA based partial reconfigurable fir filter design - 2014

ABSTRACT:

This project proposes partial reconfigurable FIR filter design using systolic Distributed Arithmetic (DA) architecture optimized for FPGAs. To implement computationally efficient, low power, high speed Finite Impulse Response (FIR) filter a two dimensional absolutely pipelined structure is employed. To scale back the partial reconfiguration time a replacement design for the Look-Up Table (LUT) in distributed arithmetic is proposed. The FIR filter is dynamically reconfigured to understand low pass and high pass filter characteristics by changing the filter coefficients in the partial reconfiguration module. The look is implemented using XUP Virtex five LX110T FPGA kit. The FIR filter design shows improvement in configuration time and potency.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Design, Analysis, and Implementation of ARPKI: An Attack-Resilient Public-Key Infrastructure - 2018ABSTRACT:This Transport Layer Security (TLS) Public-Key Infrastructure (PKI) is based on a weakest-link security
PROJECT TITLE :The Design and Implementation of Multi – Precision Floating Point Arithmetic Unit Based on FPGA - 2018ABSTRACT:Floating point arithmetic is very vital in digital signal processing. It's usually to select different
PROJECT TITLE :FPGA Implementation of an Improved Watchdog Timer for Safety-critical Applications - 2018ABSTRACT:Embedded systems that are used in safety-important applications need highest reliability. External watchdog timers
PROJECT TITLE :FIR Filter Design Based On FPGA - 2018ABSTRACT:FIR (Finite Impulse Response) filters: the finite impulse response filter is the foremost basic parts in digital signal processing systems and are widely used in communications,
PROJECT TITLE :An Efficient FPGA Implementation of HEVC Intra Prediction - 2018ABSTRACT:Intra prediction algorithm used in High Potency Video Coding (HEVC) normal has terribly high computational complexity. In this paper, an efficient

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry