PROJECT TITLE:

Low Voltage and Low Power 64-bit Hybrid Adder Design Based on Radix-4 Prefix Tree Structure - 2014

ABSTRACT:

A 64-bit hybrid adder style is proposed by using both radix-four prefix tree structure and carry select adder for low voltage and low power applications. In order to optimize the features of this adder, some design problems are involved together with optimal layout for CMOS group generate/propagate circuit to scale back area, design of carry bypass adder (CBA) without conflict to boost speed, carry select adder (CSA) style with speed and space efficiency, and therefore on. Based on TSMC ninety nm CMOS mixed signal process technology at 1V supply voltage, the experimental results reveal that the proposed 64-bit hybrid adder is superior to different referenced adders, and has 203 ps delay time, nine.58 mw average power, and ninety six×seventy six µm2 area.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :High Voltage Gain Interleaved Boost Converter with Neural Network Based MPPT Controller for Fuel Cell Based Electric Vehicle ApplicationsABSTRACT:Due to the additional vigorous regulations on carbon gas emissions
PROJECT TITLE :Design, Analysis, and Implementation of ARPKI: An Attack-Resilient Public-Key Infrastructure - 2018ABSTRACT:This Transport Layer Security (TLS) Public-Key Infrastructure (PKI) is based on a weakest-link security
PROJECT TITLE :Aggressive Voltage and Temperature Control for Power Saving in MobileApplication Processors - 2018ABSTRACT:DVFS may be a widely used methodology for reducing the ability consumption of mobile devices. This scheme
PROJECT TITLE :A High Performance Gated Voltage Level Translator with Integrated Multiplexer - 2018ABSTRACT:Multiple offer voltages are commonly employed in designs to enable higher power performance through dedicated management
PROJECT TITLE :Low-Power Addition with Borrow-Save Adders under Threshold Voltage Variability - 2018ABSTRACT:It is well-known that reduced logic depth permits for operation at low voltages, therefore reducing power dissipation.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry