Fault Tolerant Parallel Filters Based on Error Correction Codes - 2014


Digital filters are widely employed in signal processing and communication systems. In some cases, the reliability of these systems is essential, and fault tolerant filter implementations are required. Over the years, many techniques that exploit the filters' structure and properties to attain fault tolerance are proposed. As technology scales, it allows additional advanced systems that incorporate several filters. In those complex systems, it is common that a number of the filters operate in parallel, as an example, by applying the identical filter to completely different input signals. Recently, a straightforward technique that exploits the presence of parallel filters to attain fault tolerance has been presented. In this brief, that idea is generalized to show that parallel filters will be protected using error correction codes (ECCs) in that each filter is the equivalent of a bit in an exceedingly ancient ECC. This new scheme permits a lot of economical protection when the number of parallel filters is giant. The technique is evaluated employing a case study of parallel finite impulse response filters showing the effectiveness in terms of protection and implementation cost.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Enhancing Fault Tolerance and Resource Utilization in Unidirectional Quorum-Based Cycle Routing - 2018ABSTRACT:Cycle-based optical network routing, whether or not using synchronous optical networking rings or p-cycles,
PROJECT TITLE :Faultprog: Testing the Accuracy of Binary-Level Software Fault Injection - 2018ABSTRACT:Off-The-Shelf (OTS) software parts are the cornerstone of contemporary systems, as well as safety-important ones. However,
PROJECT TITLE :Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery - 2018ABSTRACT:In this article, we tend to concentrate on economical synthesis of fault-tolerant timed models from their fault-intolerant version.
PROJECT TITLE :Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017ABSTRACT:Classical fault attacks, like differential
PROJECT TITLE :Fault Tolerant Logic Cell FPGA - 2017ABSTRACT:It is proposed fault tolerant logic cell - LUT FPGA consistent with concept of the functionally complete tolerant element (FCT). The FCT component (logic element with

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry