High-Performance and High-Yield 5 nm Underlapped FinFET SRAM Design using P-type Access Transistors - 2015


During this project, totally different characteristics of SRAM cells based on five nm underlapped FinFET technology are studied. For the cell structures, that create use of P kind access transistors and pre-discharging bitlines to “0” during the read operation, the scan current and write margin (WM) are improved. In addition, 8T structures with less underlap for write access transistors are advised. These structures might have P or N type write access transistor (denoted by 8T-P or 8T-N, respectively). In these structures, using additional underlap for the pull down (pull up) transistors of the structures with the P kind (N sort) access transistors and doubling the fins of the write access transistor may improve the WM considerably while not any adverse effect on the scan SNM. The results of HSPICE simulations show concerning fiftypercent improvement for the write margin. Also, the consequences of the method variation on numerous characteristics are investigated. It is revealed that the proposed 8T-P incorporates a WM cell sigma over six for offer voltages as low as 0.twenty five V.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Development of High-Performance ABSTRACT: The construction industry is increasingly using terms like "green buildings," "sustainable construction," and "high-performance buildings." A healthier interior environment
PROJECT TITLE :Design, Analysis, and Implementation of ARPKI: An Attack-Resilient Public-Key Infrastructure - 2018ABSTRACT:This Transport Layer Security (TLS) Public-Key Infrastructure (PKI) is based on a weakest-link security
PROJECT TITLE :Design, Evaluation and Application of Approximate High-Radix Dividers - 2018ABSTRACT:Approximate high radix dividers (HR-AXDs) are proposed and investigated during this paper. High-radix division is reviewed and
PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry