Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing - 2015


Speed and the performance of any digital signal processor are largely determined by the efficiency of the multiplier units gift among. The use of Vedic mathematics has resulted in vital improvement within the performance of multiplier architectures used for top speed computing. This project proposes 4-bit and eight-bit multiplier architectures primarily based on Urdhva Tiryakbhyam sutra. These low power designs are realized in forty five nm CMOS Method technology using Cadence EDA tool.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Optimal Phase Shift Control to Minimize Reactive Power for a Dual Active Bridge DC-DC Converter ABSTRACT: Under non-unity voltage gain conditions, modulating the phase shift ratios in a dual active bridge (DAB)
PROJECT TITLE : Modular Parallel Multi-Inverter System for High-Power Inductive Power Transfer ABSTRACT: An inverter-based parallel multi-inverter system is proposed to deliver high and extendable power levels for inductive
PROJECT TITLE : Experimental Evaluation of Capacitors for Power Buffering in Single-Phase Power Converters ABSTRACT: An energy buffer is needed for single-phase inverters and rectifiers to absorb twice-line frequency power
PROJECT TITLE : Vector Current Control Derived from Direct Power Control for Grid-Connected Inverters ABSTRACT: Three-phase voltage source inverter (VSI) vector current control is proposed in the synchronous rotating frame
PROJECT TITLE : Design of Power Decoupling Strategy for Single-Phase Grid-Connected Inverter Under Non-Ideal Power Grid ABSTRACT: Single-phase inverters require large electrolytic capacitors to decouple the dc bus from the

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry