High-speed energy-efficient bi-directional transceiver for on-chip global interconnects


During this paper, a new bi-directional transceiver has been proposed for prime-speed signalling across on-chip world interconnects. The proposed transceiver has 2 modes of operation specifically, the transmitter and therefore the receiver. Thus, 2 transceivers sitting at the 2 ends of an interconnect will support 2-approach Communication through the same link. The transceiver has terribly low little-signal impedance for each modes of operation and thereby supports high bandwidth of the link. Moreover, as a result of of its high transimpedance gain over a massive bandwidth within the receiving mode, the signalling current will be reduced to a very low worth. The circuit has been designed in sixty five nm, 1.2 V process with a international interconnect of length 10 mm and width one.5 μm. Post-layout simulation of the transceivers with the link provides an energy efficiency of 0.101 pJ/b for a knowledge transmission of 14 Gbps.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Harmonic Loss Reduction in High Speed Motor Drive Systems by Flying Capacitor Multilevel Inverter ABSTRACT: When inverters drive an AC motor, the harmonic components of the output voltage result in extra iron
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :A Low-Power Yet High-Speed Configurable Adder for Approximate Computing - 2018ABSTRACT:Approximate computing is an efficient approach for error-tolerant applications as a result of it will trade off accuracy for
PROJECT TITLE :A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design - 2018ABSTRACT:Multiplication may be a key elementary perform for several error-tolerant applications. Approximate multiplication is taken
PROJECT TITLE :Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit - 2017ABSTRACT:In this paper, a hybrid one-bit full adder design using both complementary metal-oxide-semiconductor (CMOS) logic and

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry