Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards


This study presents a reconfigurable quasi-cyclic low density parity check (QC-LDPC) decoder for IEEE 802.16e worldwide interoperability for microwave access and IEEE 802.11n wireless fidelity communication standards. It supports multiple code-rates of 1/2, two/3, 3/4, five/6 and its architecture has been designed based mostly on column layered decoding technique to boost the convergence speed. The authors have instructed a register file based mostly approach to handle the shift property of the changed parity check matrix and a modified version of the matrix permutation technique has been introduced to reduce the amount of check nodes that handle multiple messages. Additionally, parallel processing has been incorporated in the decoder architecture to attain higher achievable throughput. This QC-LDPC decoder is implemented in ninety nm CMOS process and is post-layout simulated. It will achieve a throughput of 796 Mbps for a code-rate of five/6. With zero.nine V supply, it consumes 146 mW of total power at 149 MHz clock frequency.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : A Dynamically Reconfigurable Multi-ASIP Architecture for Multi-standard and Multimode Turbo Decoding - 2016 ABSTRACT: The multiplication of wireless communication standards is introducing the requirement of
PROJECT TITLE : High Performance Reconfigurable Viterbi Decoder Design for Multi-Standard Receiver - 2016 ABSTRACT: A Viterbi Decoder (VD) is employed to decode the convolutional codes, where convolutional codes are commonly
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :A Multi-Frequency Multi-Standard Wideband Fractional- PLL With Adaptive Phase-Noise Cancellation for Low-Power Short-Range StandardsABSTRACT:This paper presents a wideband fractional- N frequency synthesizer design
PROJECT TITLE :A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line ArchitectureABSTRACT:A 3 MHz-to-1.eight GHz, 94 μW-to-nine.5 mW, all-digital delay-locked loop (ADDLL) using 65-nm CMOS technology

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry